Menu
Home
Advanced Search
Directory of Libraries
Languages
فارسی
English
العربی
عنوان
Fundamentals of digital logic with Verilog design
پدید آورنده
/ Stephen Brown and Zvonko Vranesic, Department of Electrical and Computer Engineering, University of Toronto
موضوع
Logic circuits--Design and construction--Data processing,Verilog (Computer hardware description language),Computer-aided design
رده
TK7868
.
L6B76
2016
کتابخانه
Imam Reza International University library and information center
محل استقرار
استان:
Khorasan Razavi
ـ شهر:
Mashhad
تماس با کتابخانه :
05138041
NATIONAL BIBLIOGRAPHY NUMBER
Country Code
IR
Number
3228
LANGUAGE OF THE ITEM
.Language of Text, Soundtrack etc
انگلیسی
COUNTRY OF PUBLICATION OR PRODUCTlON
Country of publication
IR
TITLE AND STATEMENT OF RESPONSIBILITY
Title Proper
Fundamentals of digital logic with Verilog design
General Material Designation
[Book]
First Statement of Responsibility
/ Stephen Brown and Zvonko Vranesic, Department of Electrical and Computer Engineering, University of Toronto
EDITION STATEMENT
Edition Statement
Third edition
.PUBLICATION, DISTRIBUTION, ETC
Place of Publication, Distribution, etc.
Tehran
Name of Publisher, Distributor, etc.
: Saffar
Date of Publication, Distribution, etc.
, 1395=2016.
PHYSICAL DESCRIPTION
Specific Material Designation and Extent of Item
xvi, 847 p.
Other Physical Details
: ill.
Dimensions
; 24 cm
GENERAL NOTES
Text of Note
Language: انگلیسی
Text of Note
Reprint of 3rd. ed. 2016, McGrawhill
NOTES PERTAINING TO PUBLICATION, DISTRIBUTION, ETC.
Text of Note
Print
INTERNAL BIBLIOGRAPHIES/INDEXES NOTE
Text of Note
Index
Text of Note
Bibliography
TOPICAL NAME USED AS SUBJECT
Logic circuits--Design and construction--Data processing
Verilog (Computer hardware description language)
Computer-aided design
LIBRARY OF CONGRESS CLASSIFICATION
Class number
TK7868
Book number
.
L6B76
2016
PERSONAL NAME - PRIMARY RESPONSIBILITY
Brown, Stephen D., author
PERSONAL NAME - SECONDARY RESPONSIBILITY
Vranesic, Zvonko G
ORIGINATING SOURCE
Country
ایران
old catalog
p
BL
1
a
Y
Proposal/Bug Report
×
Proposal/Bug Report
×
Warning!
Enter The Information Carefully
Error Report
Proposal