Menu
Home
Advanced Search
Directory of Libraries
Languages
فارسی
English
العربی
عنوان
Fundamentals of digital logic with verilog design
پدید آورنده
/ Stephen Brown and Zvonko Vranesic
موضوع
Logic circuits -- Design and construction -- Data processing,Logic design -- Data processing,VHDL (Computer hardware description language)
رده
TK
7888
.
4
.
B76
2000
کتابخانه
Library of Campus2 Colleges of Engineering of Tehran University
محل استقرار
استان:
Tehran
ـ شهر:
Tehran
تماس با کتابخانه :
88225387
-
021
INTERNATIONAL STANDARD BOOK NUMBER
(Number (ISBN
0-07-012591-0
NATIONAL BIBLIOGRAPHY NUMBER
Country Code
IR
Number
16442
LANGUAGE OF THE ITEM
.Language of Text, Soundtrack etc
انگلیسی
COUNTRY OF PUBLICATION OR PRODUCTlON
Country of publication
IR
TITLE AND STATEMENT OF RESPONSIBILITY
Title Proper
Fundamentals of digital logic with verilog design
General Material Designation
[Book]
First Statement of Responsibility
/ Stephen Brown and Zvonko Vranesic
.PUBLICATION, DISTRIBUTION, ETC
Place of Publication, Distribution, etc.
Boston, U.S.A
Name of Publisher, Distributor, etc.
: Mcgraw-Hill
Date of Publication, Distribution, etc.
, 2000
PHYSICAL DESCRIPTION
Specific Material Designation and Extent of Item
xx, 844p.
Other Physical Details
: ills.
Dimensions
; 24 cm.
Accompanying Material
+ 1 CD ROM
GENERAL NOTES
Text of Note
English
Text of Note
System requirements for accompanying computer disk:use any text editor to open the file
Text of Note
CD 180
INTERNAL BIBLIOGRAPHIES/INDEXES NOTE
Text of Note
Includes index
TOPICAL NAME USED AS SUBJECT
Logic circuits -- Design and construction -- Data processing
Logic design -- Data processing
VHDL (Computer hardware description language)
LIBRARY OF CONGRESS CLASSIFICATION
Class number
TK
7888
.
4
Book number
.
B76
2000
PERSONAL NAME - PRIMARY RESPONSIBILITY
Brown, stephan D, author
PERSONAL NAME - SECONDARY RESPONSIBILITY
Vranesic, Zvonko
ORIGINATING SOURCE
Country
Iran
Agency
University of Tehran. Library of Technical Camp 2
Old cataloging
p
BL
1
Y
Proposal/Bug Report
×
Proposal/Bug Report
×
Warning!
Enter The Information Carefully
Error Report
Proposal